Abstvoct-Custom ~~O C~P S O I S based on application-specific or domain-specific instruction S e t s are gaining popularity, and are often used t o implement critical architectural blocks in =omplex system-on-chips. While several advances have been made in custom processor architectures, tools, a n d design methodologies, designers are still required t o manually perform some critical tasks, such a s selection of t h e custom instructions best suited t o t h e given application and design constraints.
Abstvoct-Custom ~~O C~P S O I S based on application-specific or domain-specific instruction S e t s are gaining popularity, and are often used t o implement critical architectural blocks in =omplex system-on-chips. While several advances have been made in custom processor architectures, tools, a n d design methodologies, designers are still required t o manually perform some critical tasks, such a s selection of t h e custom instructions best suited t o t h e given application and design constraints.
W e present a scalable methodology for t h e synthesis of a custom processor from an embedded software program. A key feature of t h e proposed methodology is its scalability, which is achieved by exploiting t h e structured, hierarchical nature of large software programs. W e motivate t h e need for such a methodology, and describe t h e algorithms used for t h s critical steps, including hardware resource budgeting, local optimimtionr, and global exploration. Our methodology utilizes t h e concept of "roft" instruction templates, which can be adapted by adding operations t o them or deleting operations from them at any t i m e during t h e design bpwe exploration process, SIlowing for global design decisions t o be interleaved with finegrained optimizations.
We have integrated our methodology in an open source compilsr, a n d verified it using a commercisl extensible P~O E B B -
SOC.
Experiments with several benchmarks indicate t h a t our methodology can effectively tackle large programs. It resulted in t h e synthesis of high-quality custom p r o c~s s o r s that demons t r s t e d an average speedup of Z.6lX end e maximum speedup of 6.32X. T h e C P U times required for custom processor s y n t h e sis were quite small. indicating t h a t t h e proposed techniques can be applied to embedded software programs of signiflcant complexity.
I. I N T R O D U C T I O N
Improvements in semiconductor fabrication technologies promise to make it feasible to replace logic gates 01 hardware macro-blocks with microprocessors as building blocks for i n t e grated circuit (IC) design. Such programmable solutions will provide the ability to meet short product cycles and cope with changing application functionality (e.g., in areas with evolving standards). However, the rapid expansion in the market for embedded systems with tight constraints on cost, performance, size, and power consumption implies that the need to customize the architecture to the application or application domain will continue to be a primary driving requirement in system-on-chip (SoC) design.
The application-specific instruction set processor (ASIP) can provide a good trade-off between fiexibility and efficiency, by tailoring the instruction set and micrwarchitecture to one specific application, or a set of applications for the same domain. The recent emergence of configurable and extensible processors (e.g., [I] , (21, 131, [4]) has met with significant success, and several complex SoCs featuring such processors (often several on the same IC) are already in production. While a significant body of research, built up over a decade, exists for ASIP synthesis, most of it has focused on generating custom instruction sets and architectures from scratch, rather than specializing a given base processor. Most current commercial offerings, however, are based on the latter approach, since starting with a pre-optimized, pre-verified base architecture considerably eases the challenging tasks of design verification as well aj generation of the software development tool chain. More importantly, we believe that further research is required in order to allow these techniques to scale well with application program size, to handle large, realistic embedded software applications.
Enabling the vision of the application-specific processor as the ubiquitous building block of future SoCs requires several innovations in architecture and design methodologies. These innovations should enable designers to create highly optimized instances of custom processors, which achieve high levels of processing efficiency in very short turn-around times (hardware-like efficiency from software solutions).
Despite significant advances io the supporting methodologies and automation tools for application-specific processor design (e.g., retargetable software tool chains), designers are still required to manually design custom instructions and the hardware to speed up the application, which is a slow, tedious, and error-prone process. Application-specific processor synthesis (or custom processor synthesis) attempts to address this problem by developing tools that automatically analyze the application, generate and evaluate various choices of the custom processor architecture, and select the one that hest meets designers' constraints (e.g., performance, area, power). Custom processor synthesis is quite challenging due to the complex inter-dependencies and tradeoffs involved in making the design decisions, which can be difficult to explore even for small applications. Moreover, the large size of real-life embedded software applications makes this task even more challenging. A moderate-sized program may have tens of thousands of lines of code and hundreds or thousands of functions. For example, consider the task of synthesizing an application-specific processor based MPEG-2 encoder/decoder (CODEC). A t y p ical MPEG-2 decoder implementation that we analyzed contains 7,832 lines of code and 114 functions, while the encoder has 7,605 additional lines of code that comprise 95 additional functions. As shown later in the paper, the number of candidate custom instructions that can be generated to accelerate such applications is huge. Thus, any method to explore the architectural design space needs to perform highly efficient design space exploration.
A. Related Work
We first briefly discuss some previous work on ASIP design, configurable processor synthesis, and custom instruction generation and selection.
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barriers are described in [5], [GI. The.architecture/compiler codesign of ASIPs is addressed in [7]. A method to search for a minimal-area processor core and cache, which satisfy the performance requirements of certain applications, is given in 181. An ASIP design methodology for extending an existing processor instruction set architecture is described in 191. A methodology for hardwae-software partitioning using function call graphs is described in [lo] .
Instead of designing an ASIP from scratch, confignrable processor synthesis tailors custom processors by adding or deleting some options, or fnnctiona1,units from the core p r o cessor. The notion of a flexible instruction processor (FIP) and parameterization of its modular processor templates is introduced in [ I l l . In 1121, the PICO-NPA system that a u t o matically synthesizes nonprogrammable accelerators (NPAs) is described. A method to partially customize the instruction set of VLIW processors for embedded applications is presented in 1131. Selection of intellectual property (IP) surrounding an
The work in 1151 deals with a method to merge datapaths to reduce interconnections. In 1161, an automatic method to select among a few processor options under an area constraint is proposed.
Custom instruction generation and selection techniques try to extend the existing instruction set of the base processor in order to speed up specific applications. In [17] , a semiautomated method for detection and exploitation of custom instructions for VLIW processors is provided. The work in 1181 describes a method to generate complex instructions from primitive ones. In 1191, a method to choose from different instruction encoding alternatives in ASIP design is proposed.
terns are described in [20], [21]. A technique to rapidly select custom instructions from a set of pre-synthesized custom instructions is presented in 1221. The work in 123) analyzes the vi,des some case studies.
B. Paper Overview a n d Contributions
In this paper, we provide a scalable methodology for application-specific processor synthesis. Given one or more application programs, and the desired design constraints (e.g., area), the methodology generates a custom processor architecture by extending the instruction set of a base processor, so that its performance in executing the given program is maximized. We exploit the fact that large software programs are written in a modular and hierarchical manner, and are c~m . posed of functions or procedures. We use the hierarchical structure of the program during several phases of our methodology, including hardware resource budgeting, and to strncture our custom instruction selection process into local and global optimizations, much like a software compiler. The p r o posed methodology solves the problem of custom instruction selection recursively by traversing the function call graphstarting with smaller sub-programs at the leaves of the function call graph, finally merging them to obtain the solution for the entire program. We develop efficient and accurate macrw models to estimate the performance and area of a base processor augmented with a given set of custom instructions. Instead of considering already-selected custom instructions as atomic units, we consider addink and dropping of operations inside each custom instruction, resulting in a finer-grained (and better) approach. In order to address the size of the design space, we formulate the custoni instruction pruning problem. While pruning, we not only consider each custom instruction inde-pendently, but also consider its performance and area impact with respect to all the other custom instructions.
We have implemented the proposed techniques by integrating them in an open-source compiler research framework (SUIF [24]), and have verified them using a commercial extensible processor (Tensilica's Xtensa 111). We evaluated our tool by using it to generate custom processor architectures based on Xtensa for several embedded software programs. The resulting custom processors were subjected to logic synthesis and technology mapping to a commercial technology library, in order to estimate their area and performance. Our experiments indicate that custom processors generated using the proposed methodology can result in significant efficiency improvements in very limited synthesis times.
MOTIVATION
In traditional manual custom instruction design Aows, designers need to read through the program, pick out rewrite the function and the instruction description, This is a very and error-prone process, Moreover, it is difficult for designers t o perform global tradeoffs. Hence, the custom instructions generated are often only locally optimal, but not globally optimal,
The final objective of custom instruction synthesis for extensible processors is t o solve the following problem.
Problem 1-Given an extensible processor and an application, generate a set of custom instructions to speed up the application as much as possible while the total area of the processor is within the given area instructions for different Parts of the program, and then select a subset of these instructions to meet the area budget. However, this approach has several drawbacks. One frequently is easy for a designer t o overlook this fact and not be able to exploit it for larger speed-ups. It may be possible to reduce the number of operations in the derived custom instructions to try to meet the area budget. However, because of the huge search space involved, a designer is likely to just obtain a subset of the Custom instructions he/she found, and not try to reduce individual custom instructions, in order to meet the area budget. Note that reducing operations in One custom instruction has an impact on how other custom instructions have to be transformed as a result.
A program may have a number of functions and a hierarchical structure. The following example illustrates the huge custom instruction design space, and why good-quality manual design is very difficult.
Example 1: Fig. l (a) shows part of a function call graph of the mpeg2decode program, rooted at function slice. In this graph, an edge from a parent function to a child function indicates that the parent calls the child. The numbers on the edges are the times each function is called. This is not a complete call graph as some children and library function calls are not shown in the figure. Fig. l(b) shows atable whose entries indicate the number of cycles each function consumes. From the function call graph, we can obtain a number of custom instructions. In functions idctcol and idctrou, the largest custom instruction has 63 and 64 operations, respectively. Note that the largest custom instruction may not necessarily yield the best performance (this is because it may require too many inputs and outputs, which may reduce its perforinance improvement, as discussed later). If we obtain smaller custom instructions by dropping some ASP core to accelerate application programs is tackled in 1141. the performancecritical function, analyze the function, and Methods to generate instructions from operation pat. In a manual design, designers may be able to obtain custom impact of custom instructions on the entire system, and pro-finds identical code in different parts of a large program. It operations from the largest custom instruction, we end up with more than 100,000 custom instruction candidates just for these two functions. Additionally, for functions f ormsomponent.prediction, AddElock, and saturate, we can obtain 16, 11 and one largest custom instructions, respectively, that need to be investigated further. If wc only consider the largest custom instructions, we have Z3' possible choices for this small call graph. In the entire program, we can find nearly 300 largest custom instructions. If we consider the possible comhinatious of smaller custom instructions, the nnmher of choices would run into billions. I Example I illustrates that, the design space is very large far hierarchical programs, and hence it is not possible to efficiently solve the custom processor synthesis problem directly. One approach may be to divide a large program into se"-era1 smaller programs and solve the problem for the latter first. This divide-and-conquer approach can significantly reduce the design space. However, a simple divide-and-conquer algorithm may lead to a very inferior solution. For example, a straightforward divide-and-conquer algorithm would he to divide the available area among thc different functions based on the number of cycles that each function consumes in the base processor. While, on the surface this may seem like a fair area allocation, the following example illustrates why this is not so. Emmple 2: Table I shows some custom instructions for some of the functions in the call graph of Fig.1 . The tctal numher of cycles for all the functions is 3,674,411. The table also shows the numher of cycles saved if that custom instruction were to be used, the area allocated to the function (in grids) based on the above philosophy, and the number of user-defined custom registers.
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The problem with the above area allocation policy is that it allocates the area before we even know whether any custom instructions can be found for those functions and how much area they actually require. Hence, except for the few functions that yield custom instructions, the area allocated to all other functions is totally wasted. It turns out that the area allocated to function idctcol is much larger than the area required for it5 hest custom instruction. If the allocated area is fixed, and we cannot move the spare area t o other functions, then this also represents waste. To make matters worse, the area required to implement Ins2 is larger than the area allocated to its function, idctrow. Hence, in this case we will not even be able to choose the custom instruction that can yield the best performance. We will need to shrink the custom instruction in some way to satisfy the local area requirement. Finally, in some cases, a custom instruction may yield a speed-up only if it is large enough (otherwise the overheads may swamp the benefits). This means that there is an area lower bound for a custom instruction to h e useful. If it so happens that the area lower hound for Ins? is a little above its local area requirement, we cannot even choose Ins?. In summary, if we use a straightforward area budgeting algorithm, because of the large discrepancy between the saved cycles, area of custom instructions, and the number of cycles required for the function that the custom instructions belong to, the result may very easily get stuck in an inferior solution.
I
In Example 2, we assumed that each custom instruction has an area allocation, independent of the area allocated to other custom instructions. However, sometimes it is possible for two custom instructions to share area because of a similar structure, or a similar number of inputs and outputs, which further complicates the problem.
A typical RISC instruction can only have a finite number of inputs and outputs encoded in an instruction. Suppose these numbers are a and 4, respectively. If we restrict the number of inputs and outputs of custom instructions to a and /3, respectively, we may end up with very few custom instruction candidates and hence not obtain the complete benefit of using custom instructions. Fortunately, many commercial extensible processors, like Xteusa 111, allow more inputs and outputs for custom instructions. Besides the general-purpose register file, they allow some user-defined registers. Before custom instruction computation commences, some write instructions write the input data to those user-defined registers. Then the custom instruction implicitly reads the data from the user-defined registers during computation, and writes re-sults to user-defined registers. After the computation is complete, some read instructions explicitly read the data from the user-defined registers.
User-defined registers are local to the processor. It is used just before and after custom instruction computation. At other times, the values in those registers are invalid. Hence, we can reuse the user-defined registers for different custom instructions, if they are guaranteed to execute sequentially, which is true for programs on singlelpipeline processors. Some software transformations, such as loop-independent code mction, can increase the life length of the user-defined registers.
Thus, the above constraint needs to he kept in mind while performing the transformations.
METHODOLOGY A N D ALGORITHMS
In this section, we describe our methodology for synthesis of custom instructions. We first provide an overview of the entire design flow and then describe the important phases and steps in detail. In Phase I, the algorithm first takes a target program (in C) as input (block l), and performs some target-independent transformations (block 2) (e.g., constant folding, copy propagation, common subexpression elimination, etc.) to simplify the input program. Then the profiling statistics (block 4), program dependence graph (block 5 ) , and call graph (block 6) are generated from the transformed IR (block 3). Based on all these data, custom instruction templates are generated (block 7). Only the largest possible template inside a basic block is generated, leaving the pruning of the template to Phase 11. This significantly reduces the complexity of template generation. A lot of C programs use macros for convenience.
A. Overview
The same macro may appear at different places in the prcgram, resulting in the same code. Therefore, after all the largest custom instruction templates are generated, we collect information on which templates are identical and merge such templates into one (block 8). The merged template has the attributes (e.g., number of execution cycles) of all the identical templates. Finally, a modified IR with custom instruction template annotations (block 9) is passed to Phase 11.
Since the design space for realistic software programs is extremely large, we cannot use a flattened description of the application to solve Problem 1. Therefore, Phase I1 makes use of the program hierarchy, to divide the large program into several smaller programs, each having a much smaller design space. The custom instruction solutions for the smaller programs are recursively combined to gradually converge into a solution for the original program. For each custom instruction template, we first perform some local optimizations (block 10). Then we mark the level in the hierarchy at which each function resides (block 11). We start from the leaf functions (block 12), dynamically compute the area and number of cycles saved for all the templates (block 13), and then compute the target area for the templates for the current function and its subgraph (block 14). Based on the target area, we scale the custom instruction templates in the function subgraph (block 1 5 ) . If all the functions at the same level have finished computation, we ascend levels in the function hierarchy and repeat the computation (block 16). Finally, when we reach the root function, a set of custom instruction templates satisfying the area constraints has been selected (block 17). A more detailed explanation for these steps is given in Section 111-B.
Phase 111 performs more software transformations (block 18) including optimizations like loop-invariairt motion, and generates the custom instruction descriptions (block 21). The original program is also modified through insertion of custom instructions (blocks 1 9 & 2 0 ) . Finally, the custom processor, which includes the base processor and custom instructions, is built, synthesized and verified (block 22).
B. Details
In this section, we describe the steps in Phase I1 in detail. First, we mathematically forniulate the problem using a Rattened hierarchy in Section 111-B.l (note that this formulation is only applicable to small programs). Then we present a global exploration algorithm to reduce the design space using 
B.l Problem formulation
Our final objective is to solve Problem 1. To have a clearer understanding of this problem, we define a custom instruction more rigorously.
Definition 1: A custom instruction ( I n s ) can be repr+ sented as a directed acyclic graph (DAG), G = (V, E ) . Node ui E V represents an operation. Edge e h E E represents the data dependence between two nodes vi,v, ( e k = (v;%j)). ui is called the data dependence predecessor of U, (abbreviated to predecessor), while uj is called the data dependence successor of ut (abbreviated to successor). SI is the symbol that connects vi and U,. There are two special nodes, source (u~~.~.".) and drain (udroin 
In Definition 3, Equation (1) computes the cycles saved in each execution. T h e first term gives the number of cycles needed on the base processor, and the second term gives the number of cycles needed using the custom instruction. Equation (2) shows how the second i,erm is computed. Its first term, SC, denotes the number of scheduled cycles used by the custom instruction, which can be obtained by comparing the longest delay of the custom instruction and the processor clock period. The second and third terms give the extra cycles needed to write and read values to and from the user-defined Now, Problem 1 can be restated as:
Problem 8: Given a base processor, an application, and an area budget AB, find a set of custom instructions {Znsi) such that CS, x ECi is maximized while AREA 5 AB.
After Phase I, a number of custom instructions {lnsi} becomes available, where typically Ai + S A > AB. Thus, we need to select a subset of the custom instruction nodes. The problem can now be further refined as follows:
Problem 3: Given a base processor, an application, and an area budget AB, suppose n custom instructions {In.,) are found and there are mi operations in custom instruction i . We need to find an assignment of values to variables zij for node j of custom instruction i (1 < i 5 n, 1 5 j 5 m i ) , in order to maximize the following cost function:
x;j is 0 iff any node vrs in any path from vuij to v,droin or from v;j back to uir.urse has xrr = 0.
B.2 Global exploration
Obviously, Problem 3 is an NP-hard problem. Hence, it is not practical t o use a flattened approach to solve the problem for large hierarchical progams, especially when aij << AB << AREA. We make use of the program hierarchy to recursively solve Problem 3 for sub-programs of the program, and finally converge to the global solution.
For each template, we first perform local optimization by dividing the template if the divided template can yield better performance and smaller area. We also perform some initial pruning of the templates. Then we break the loops in the call graph to form a DAG. We mark the levels of all the functions in the call graph, starting from the root function (main) and marking it as 1, then marking all the functions it calls as 2, and so on. Basically, a function is marked as being at level n i 1 if the highest level of the caller functions is n.
Starting from the function at the first level, we compute the total number of cycles saved (CS) and area (AREA) for all the templates passed from Phase I, using Equations (6) and (12), respectively, disregarding the area constraint for now.
For each function at the current level, we again compute the total number of cycles saved (CS') and area (AREA') for all the templates in the function subgraph, i.e., functions directly or indirectly called by the current function. Then we ,compute the target area and solve Problem 3 by scaling all the templates in the function subgraph to meet the target area. After all the functions in the current level have been processed, we decrease the level number and perform the computation again. Note that a lower level corresponds to a larger function subgraph, resulting in a larger design space search. The previous custom instruction node selection step just prcvides an initial solution for the current search.
formance. Hence, it is not changed. For function FL+,, the target area of Inss is computed to be 8,854. Hence, the template has to shrink to occupy an area that is smaller than this value. For simplicity, let us assume that the template can scale exactly to the target area. The number of cycles saved is also reduced to 2,000 cycles due to the shrinkage. For function F&+,, the target area is still 0. After all functions are processed, the total area is reduced to 130,000 and the total saved cycles is reduced to 140,000.
At level 5, for the function subgraph rooted at F:, the total saved cycles is 68,950, and the total area for implementing Ins,, Ins2 and Ins3 is 56,254. Note that this is smaller than simply adding the respective areas because of sharing of userdefined registers. The target area is now computed to be 61,070. Hence, the templates are expanded again to meet the target area. For the function subgraph rooted at Ff+l, the target area is 8,857 and hence Inss is shrunk again. After all the functions are processed, the area becomes 125,000 due to the reduction in some other templates, and the total saved cycles is reduced t o 133,000.
At level 4, for the function subgraph rooted at F:? again the total saved cycles is 68,950, and the total area is 56,257. The computed target area is 61,562. Hence, the instructions are expanded again. This continues until the area constraint is met. I
B.3 Custom instruction partitioning
In Phase I of Fig. 2 , we compute the largest custom instructions in a basic block, but it may not necessarily be the best candidate in terms of performance. If the custom instruction has more than a inputs and p outputs, some cycles are needed to writelread extra values to/from user-defined registers. If the number of inputs or outputs is too large, the write or The following example illustrates the above algorithm.
Example 3: Fig. 3(a) depicts part of a labeled call graph of a hierarchical program. Each node is a fnnction. The dotted ovals denote the function subgraphs. .The superscript of a node represents the level number of the function, and the subscript represents the functions in the corresponding level. Fig. 3(b) shows the number of cycles and custom instruction for a.function subgraph. Fig. 3(c) shows the custom instruction properties. Suppose the target area for an entire program is 100,000 grids and initially all the custom instruction templates combined can save 200,000 cycles and consume 200,000 grids of area. During local optimization, the local target area for Ins, to I n s 4 are computed as 26,000, 107,900, 20,000, and 100, respectively. Hence, Insr is shrunk to 0. After local optimization, suppose the area is reduced t o 150,000 grids and the nuniber of cycles saved is reduccd to 160,000 cycles.
At level 6, for function FL, the target area of Ins2 is computed to be 38,914, larger than the one giving the best per-instructions, and the execution cycles of the large custom instruction is greater than the sum of the execution cycles of the small custom instructions, the division can improve performance without significant cost. Usually, if this is beneficial, the total area for the divided custom instructions is smaller too, because of area sharing of the user-defined registers. This method can reduce the critical path as well, as shown next.
Example 4: Suppose one large custom instruction has three inputs (In,, Inz, I n s ) and two outputs (Out,, Out*), uses two user-defined registers, one for the input and one for the output, and takes three cycles. The code is shown below. Here, WUserRegister (RUserRegister) refers to writing (reading) of a user-defined register. WUserRegieterl(ln3); Ovtz = CvstamInstr(Ini,Inz); Out, = RUserRegister20;
If the above custom instruction is divided into two smaller custom instructions, as shown below, they will not use any user-defined registers and take only two cycles in all. Thus, one cycle is saved for each execution of the custom instruction.
The above example illustrates that sometimes it is beneficial to divide a large custom instruction into two or more smaller custom instructions.
B.4 Target area computation
Both in the local optimization and global exploration steps, we need to compute the target area, and scale templates to meet the target area. The modified templates form the new initial solution for the next level. Several factors need to be considered to compute the target area:
. T h e target area that the template occupies should be reasonable. For example, a template contributing l% of the total cycles saved cannot be allowed to occupy 10% of the total budgeted area, if that area can be used for some other templates that can contribute to more saved cycles.
T h e target area should reflect the function hierarchy structure and reduce the overall area gradually. Each level just provides an initial solution for the next level. It is better to consistently change the area hy a little amount at each level, so that the new solution can converge quickly.
Based on the above factors, we first compute the local target area far each template, and shrink the template correspondingly. The local target area (LTA) is computed using the following function:
where RF is a constant relaxation factor. It is usually greater than one. Its purpose is to relax the area budget so that the custom instructions are not pruned too.aggressively at the very beginning. For example, suppose the RF is set to 10, then only the custom instructions consuming more than 10 times the area they deserve are pruned. In some programs, some custom instructions only save a few cycles while consuming a significant portion of the area. They should be pruned at the very beginning. CS' is the number of cycles saved by the current template and CS is the number of cycles saved by all the templates. Since in the global exploration phase, some templates will be considered earlier than others, local optimization provides a relatively good initial solution for the next phase.
In the global exploration phase, at level i, we compute the target area based on the following function:
CS'
CS T A =x ( A R E A --( A R E A -A B ) )
CS' here represents the number ofcycles saved by templates in t h e current function subgraph. The first term in Q u ation (17) reflects the first aspect we considered above. Ideally, the percentage of the area each template occupies should correspond to the percentage of the number of cycles saved by the template. The second term in this equation reflects the gradually reducing area. There are i steps between levels i and 1. Each time the area is reduced a little hit, i.e., by + (AREA -A B ) . The custom instructions area is gradually reduced to the area budget.
B.5 Custom instruction scaling
After the target area has been computed, all the templates in the function subgraph are shrunk or expanded to meet the target area in order to solve Problem 3. This can be done independently of global exploration. We can choose from among various approaches for this purpose, such as simulated annealing, genetic algorithm, iterative improvement or a greedy approach.
The aim of the hierarchical synthesis approach is to reduce the design space. In the beginning of this approach, the design space is small, whereas at the end of the approach, the. design space is large. However, since we have a reasonably good initial solution, we do not need to use very complex heuristics to solve Problem 3. The init,ial solution gets refined by repeated computation with an increasingly tighter target area constraint. Thus, instead of choosing simulated annealing or genetic algorithm, we chose a simple greedy algorithm with some relaxation. As demonstrated in the experimental results section, this gave very good results.
In the algorithm, we first compare the area (AREA') of the initial solution and the target area (TA). If the actual area is larger than the target area, we start deleting nodes.
Otherwise, we start adding nodes. For node deletion, we first try all deletion possibilities, compute the area and cycles saved for all the templates in the subgraph, and choose the one that has the highest ratio of cycles saved over area. Note that with node deletion, the area is always smaller in the long run. If in one try, however, the area is smaller than the area budget, we compare it with the best solution computed so far. If the number of cycles saved is more than that for the best solution or they are equal but its area is smaller, we update the best solution.
For node addition, we first try all addition possibilities that lead to performance improvement, compute the area and cycles saved, and choose the one that has the highest ratio of cycles saved over area. We also keep track of the best solution computed thus far. If a better solution is found, we add the node and update the solution.
IV. EXPERIMENTAL RESULTS
We have implemented the design flow given in Fig. 2 mat and the output writt,en in the same format. Because of the modular property, designers can select, and order the optimizations very easily. They can also write their own passes for specific purposes. We wrote a number of passes to generate, select and optimize the custom instructions.
We calibrated the area and delay of a library of registertransfer level (RTL) components and used this information to estimate the area of custom instructions quickly in the synthesis loop (note that the final areafdelay results are reported based on accurate lower-level tools). We used the simple profiling system in SUIF 1251 to obtain profiling statistics (block 4 in the flow of Fig. 2) , program dependence graph generator 1261 to get the program dependence graph (block 5 ) , and some code transformation passes over SUIF to transform the code (blocks 2, 3, 6, 9, 18 and 20). We also implemented some passes to perform some custom instructionspecific transformations (blocks 2, 7, 8, 9, 17, 18, 19 and We verified our implementations using the Xtensa [I] platform from Tensilica. Its architecture is designed from scratch to be customizable. T h e designer can select a number of architecture options to enhance the base processor core. The designer can also extend the base processor by writing some custom instructions to speed up some specific applications. A complete GNU-based software tool suite and hardware synthesis and verification scripts are automatically generated to match the configuration specified in the configuration generator.
We used a GNU-based compiler to compile the program with and without custom instructions, instruction set simulator (ISS) to get the execution cycles, Tensilica Instruction Extension (TIE) compiler to convert custom instruction descriptions to RTL Verilog code, and Synopsys Design Compiler (271 to synthesize the RTL Verilog code and map it to a commercial 0 . 1 8~ technology library (281.
We evaluated our flow using six benchmarks. AES refers to 21).
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TABLE I1
COMPARISOS OF PEKFORMANCE AND AREA USItiG OUR TOOL the advanced encryption standard algorithm. DES refers to the data encryption standard algorithm. M D 5 denotes a message digesi algorithm. SHA denotes a secure hash algorithm. adpcm refers to adaptive differential pulse code modulation. Finally, dct denotes a discrete cosine transform algorithm. We ran our tool on a 1.2GHz Pentium 111 processor with 256MB memory. Table I1 summarizes the results of our experiments. It compares the execution time of the benchmarks an the original base processor, and the customized processor (with custom instructions augmenting the base processor as generated by our tool). The clock period for both processors is 6.5ns. Are also include the area overhead due to the addition of the custom instructions; the number of custom instructions selected, and the time required by our tool to generate and select the custom instructions. The number of execution cycles is reported by a cycloaccurate ISS. The area is obtained from gate-level synthesis of the entire processor. Custom instruction synthesis using our tool usually takes less than a minute. Verification b a e d on simulating and profiling the modified program on the customized processor using the Xtensa [ l ] software tool chain, and synthesizing the entire customized processor using Design Compiler 1271 usually take several hours. The results indicate that our methodology can quickly (in several seconds to a minute) generate and prune custom instructions for realistic programs. The selected custom instructions can achieve an average speedup of 2.61X and peak speedup of 6.32X over the original processor.
V. CONCLUSIONS
Custom processor synthesis is quite challenging for real-life applications because of the. complex interdependencies and tradeoffs involved in making the design decisions. In this paper, we use the modular and hierarchical structure of the program and provide a scalable methodology for applicationspecific processor synthesis. We have integrated our design flow in an open source compiler and verified it on a commercial extensible processor. Our experiments demonstrate that our hierarchical approach can effectively tackle large programs, achieving significant performance improvement in very limited synthesis times,
